image/svg+xml
Shmuel Csaba Otto Traian Xerxes
Shmuel Csaba Otto Traian Xerxes
2014-07-11
Author: Shmuel Csaba Otto Traian Xerxes License: CC-BY-SA 4.0 Creation date: 2014-06-25, update 2014-07-11
copy entiredata
Memory controller
DDR3 PHY
MMU
IOMMU
Cache hierarchy
GDDR5 PHY
CPU
GPU
system memory
graphics memory
128-bit DDR3-2133= 34.13 GB/sLatency: unknown
384-bit GDDR5-6000= 336.4 GB/sLatency: unknown
PCI Express bus
PCIe 2.0 x16 = 8GB/sPCIe 3.0 x16 = 15.75 GB/sLatency: unknown
System memory bus
Graphics memory bus
Virtual CPU memory
Virtual GPU memory